High speed multiplier using Vedic Mathematics approach in FPGA / by Lee Wei Sheng.

Main Author: Lee Wei Sheng
Language:English
Published: INTI International College Penang Stage 3 B. Eng. Project..
LEADER 00764cam a2200193 7i4500
001 0000014992
005 20150325090000.0
003 iicp-my
005 20140107102600.0
008 140107 000 0 eng d
039 9 |a 201401071026  |b diyana  |y 201401071025  |z diyana 
090 0 0 |a November 2013 (28)  
100 1 |a Lee Wei Sheng  
245 0 0 |a High speed multiplier using Vedic Mathematics approach in FPGA / by Lee Wei Sheng. 
260 |a INTI International College Penang Stage 3 B. Eng. Project.. 
300 |a Binding books - Student Project.. 
500 |a Bachelor of Engineering (Hons) in Electrical & Electronics Engineering in collaboration with University of Bradford UK. 
500 |a Project Supervisor: Ms Ng Bee Yee 
999 |a 6000000395  |b Book  |c Red Spot